## DMOS DUAL FULL BRIDGE DRIVER

■ OPERATING SUPPLY VOLTAGE FROM 8 TO 52V ■ 2.8A OUTPUT PEAK CURRENT (1.4A DC)

- R ${ }_{\text {DS(ON })} 0.73 \Omega$ TYP. VALUE @ $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$

■ OPERATING FREQUENCY UP TO 100 KHz

- NON DISSIPATIVE OVERCURRENT PROTECTION
■ PARALLELED OPERATION
- CROSS CONDUCTION PROTECTION
- THERMAL SHUTDOWN
- UNDER VOLTAGE LOCKOUT
- INTEGRATED FAST FREE WHEELING DIODES


## TYPICAL APPLICATIONS

- BIPOLAR STEPPER MOTOR
- DUAL OR QUAD DC MOTOR


## DESCRIPTION

The L6225 is a DMOS Dual Full Bridge designed for motor control applications, realized in MultiPower-


BCD technology, which combines isolated DMOS Power Transistors with CMOS and bipolar circuits on the same chip. Available in PowerDIP20 (16+2+2), PowerSO20 and SO20(16+2+2) packages, the L6225 features a non-dissipative protection of the high side PowerMOSFETs and thermal shutdown.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Test conditions | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{S}$ | Supply Voltage | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\text {SB }}=\mathrm{V}_{\mathrm{S}}$ | 60 | V |
| VOD | Differential Voltage between VS ${ }_{\mathrm{A}}$, OUT1 $_{\mathrm{A}}$, OUT2 $_{\mathrm{A}}$, SENSE $_{\mathrm{A}}$ and $\mathrm{VS}_{\mathrm{B}}$, OUT1 $_{\mathrm{B}}$, OUT2 $_{\mathrm{B}}$, SENSE $_{\mathrm{B}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}}=60 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{SENSEA}}=\mathrm{V}_{\text {SENSEB }}=\mathrm{GND} \end{aligned}$ | 60 | V |
| $\mathrm{V}_{\text {BOOT }}$ | Bootstrap Peak Voltage | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\text {SB }}=\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}_{\mathrm{S}}+10$ | V |
| VIN, $\mathrm{V}_{\text {EN }}$ | Input and Enable Voltage Range |  | -0.3 to +7 | V |
| $V_{\text {SENSEA, }}$ <br> $V_{\text {SENSEB }}$ | Voltage Range at pins SENSEA and SENSE $_{B}$ |  | -1 to +4 | V |
| $I_{\text {S (peak) }}$ | Pulsed Supply Current (for each $\mathrm{V}_{\mathrm{S}}$ pin), internally limited by the overcurrent protection | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}} ; \\ & \text { tPULSE }<1 \mathrm{~ms} \end{aligned}$ | 3.55 | A |
| Is | RMS Supply Current (for each $V_{S}$ pin) | $\mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\text {SB }}=\mathrm{V}_{\mathrm{S}}$ | 1.4 | A |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\text {OP }}$ | Storage and Operating Temperature Range |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Test Conditions | MIN | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage | $\mathrm{V}_{S A}=\mathrm{V}_{\text {SB }}=\mathrm{V}_{\mathrm{S}}$ | 8 | 52 | V |
| $V_{O D}$ | Differential Voltage Between VS ${ }_{\mathrm{A}}$, OUT $_{1}$, OUT2 ${ }_{\mathrm{A}}$, SENSE $_{\mathrm{A}}$ and $\mathrm{VS}_{\mathrm{B}}$, OUT1 $_{\mathrm{B}}$, OUT2 $_{\mathrm{B}}$, SENSE $_{\mathrm{B}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SA}}=\mathrm{V}_{\mathrm{SB}}=\mathrm{V}_{\mathrm{S}} ; \\ & \mathrm{V}_{\mathrm{SENSEA}}=\mathrm{V}_{\mathrm{SENSEB}} \end{aligned}$ |  | 52 | V |
| $V_{\text {SENSEA, }}$ <br> VSENSEB | Voltage Range at pins SENSE $_{A}$ and SENSE $_{B}$ | $\begin{aligned} & \text { (pulsed } \left.t_{w}<t_{\text {rr }}\right) \\ & \text { (DC) } \end{aligned}$ | $\begin{aligned} & \hline-6 \\ & -1 \end{aligned}$ | $\begin{aligned} & \hline 6 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Iout | RMS Output Current |  |  | 1.4 | A |
| $\mathrm{T}_{\mathrm{j}}$ | Operating Junction Temperature |  | -25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{sw}}$ | Switching Frequency |  |  | 100 | KHz |

## THERMAL DATA

| Symbol | Description | PowerDIP20 | SO20 | PowerSO20 | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j} \text {-pins }}$ | MaximumThermal Resistance Junction-Pins | 13 | 15 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j} \text {-case }}$ | Maximum Thermal Resistance Junction-Case | - | - | 2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j}-\mathrm{amb} 1}$ | MaximumThermal Resistance Junction-Ambient ${ }^{1}$ | 41 | 52 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j}-\mathrm{-amb} 1}$ | Maximum Thermal Resistance Junction-Ambient ${ }^{2}$ | - | - | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j}-\mathrm{amb} 1}$ | MaximumThermal Resistance Junction-Ambient ${ }^{3}$ | - | - | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}-\mathrm{j}-\mathrm{amb}}$ | Maximum Thermal Resistance Junction-Ambient ${ }^{4}$ | 57 | 78 | 63 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the bottom side of $6 \mathrm{~cm}^{2}$ (with a thickness of $35 \mu \mathrm{~m}$ ).
(2) Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of $6 \mathrm{~cm}^{2}$ (with a thickness of $35 \mu \mathrm{~m}$ ).
(3) Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of $6 \mathrm{~cm}^{2}$ (with a thickness of $35 \mu \mathrm{~m}$ ), 16 via holes and a ground layer.
(4) Mounted on a multi-layer FR4 PCB without any heat sinking surface on the board.

PIN CONNECTIONS (Top View)

(5) The slug is internally connected to pins $1,10,11$ and 20 (GND pins).

PIN DESCRIPTION

| PACKAGE |  | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SO20/ } \\ \text { PowerDIP20 } \end{gathered}$ | PowerSO20 |  |  |  |
| PIN \# | PIN \# |  |  |  |
| 1 | 6 | $\mathrm{IN1}_{\text {A }}$ | Logic Input | Bridge A Logic Input 1. |
| 2 | 7 | IN2A | Logic Input | Bridge A Logic Input 2. |
| 3 | 8 | SENSEA $_{\text {A }}$ | Power Supply | Bridge A Source Pin. This pin must be connected to Power Ground directly or through a sensing power resistor. |
| 4 | 9 | OUT1 ${ }_{\text {A }}$ | Power Output | Bridge A Output 1. |
| 5, 6, 15, 16 | $\begin{gathered} \hline 1,10,11 \\ 20 \end{gathered}$ | GND | GND | Signal Ground terminals. In PowerDIP and SO packages, these pins are also used for heat dissipation toward the PCB. |
| 7 | 12 | OUT1B | Power Output | Bridge B Output 1. |
| 8 | 13 | SENSE $_{\text {B }}$ | Power Supply | Bridge B Source Pin. This pin must be connected to Power Ground directly or through a sensing power resistor. |
| 9 | 14 | $\mathrm{IN1}^{\text {B }}$ | Logic Input | Bridge B Logic Input 1. |
| 10 | 15 | $\mathrm{IN}^{\text {B }}$ | Logic Input | Bridge B Logic Input 2. |
| 11 | 16 | $E N_{B}$ | Logic Input ${ }^{(6)}$ | Bridge B Enable. LOW logic level switches OFF all Power MOSFETs of Bridge B . This pin is also connected to the collector of the Overcurrent and Thermal Protection transistor to implement over current protection. If not used, it has to be connected to +5 V through a resistor. |
| 12 | 17 | VBOOT | Supply Voltage | Bootstrap Voltage needed for driving the upper PowerMOSFETs of both Bridge A and Bridge B. |
| 13 | 18 | OUT2 ${ }_{\text {B }}$ | Power Output | Bridge B Output 2. |
| 14 | 19 | $\mathrm{VS}_{\text {B }}$ | Power Supply | Bridge B Power Supply Voltage. It must be connected to the supply voltage together with pin $\mathrm{VS}_{\mathrm{A}}$. |
| 17 | 2 | $\mathrm{VS}_{\mathrm{A}}$ | Power Supply | Bridge A Power Supply Voltage. It must be connected to the supply voltage together with pin $\mathrm{VS}_{\mathrm{B}}$. |
| 18 | 3 | OUT2A | Power Output | Bridge A Output 2. |
| 19 | 4 | VCP | Output | Charge Pump Oscillator Output. |
| 20 | 5 | $\mathrm{EN}_{\text {A }}$ | Logic Input ${ }^{(6)}$ | Bridge A Enable. LOW logic level switches OFF all Power MOSFETs of Bridge A. This pin is also connected to the collector of the Overcurrent and Thermal Protection transistor to implement over current protection. If not used, it has to be connected to +5 V through a resistor. |

(6) Also connected at the output drain of the Overcurrent and Thermal protection MOSFET. Therefore, it has to be driven putting in series a resistor with a value in the range of $2.2 \mathrm{k} \Omega-180 \mathrm{~K} \Omega$, recommended $100 \mathrm{k} \Omega$

## ELECTRICAL CHARACTERISTICS

(Tamb $=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=48 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {Sth(ON) }}$ | Turn-on Threshold |  | 5.8 | 6.3 | 6.8 | V |
| $\mathrm{~V}_{\text {Sth(OFF) }}$ | Turn-off Threshold |  | 5 | 5.5 | 6 | V |
| $\mathrm{I}_{\mathrm{S}}$ | Quiescent Supply Current | All Bridges OFF; <br> $\mathrm{T}_{\mathrm{j}}=-25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}(7)$ | 5 | 10 | mA |  |
| $\mathrm{~T}_{\mathrm{j} \text { (OFF) }}$ | Thermal Shutdown Temperature |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |

Output DMOS Transistors

| RDS(ON) | High-Side + Low-Side Switch ON <br> Resistance | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1.47 | 1.69 | $\Omega$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | $\mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}{ }^{(7)}$ |  | 2.35 | 2.70 | $\Omega$ |
| IDSS | Leakage Current | $\mathrm{EN}=$ Low; OUT = $\mathrm{V}_{\mathrm{S}}$ |  |  | 2 | mA |
|  |  | $\mathrm{EN}=$ Low; OUT = GND | -0.3 |  |  | mA |

Source Drain Diodes

| $\mathrm{V}_{\mathrm{SD}}$ | Forward ON Voltage | $\mathrm{I}_{\mathrm{SD}}=1.4 \mathrm{~A}, \mathrm{EN}=$ LOW |  | 1.15 | 1.3 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse Recovery Time | $\mathrm{I}_{\mathrm{f}}=1.4 \mathrm{~A}$ |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{fr}}$ | Forward Recovery Time |  |  | 200 | ns |  |

Logic Input

| $\mathrm{V}_{\mathrm{IL}}$ | Low level logic input voltage |  | -0.3 |  | 0.8 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level logic input voltage |  | 2 |  | 7 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level Logic Input Current | GND Logic Input Voltage | -10 |  |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Logic Input Current | 7 V Logic Input Voltage |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {th(oN) }}$ | Turn-on Input Threshold |  |  | 1.8 | 2.0 | V |
| $\mathrm{~V}_{\text {th(OFF) }}$ | Turn-off Input Threshold |  | 0.8 | 1.3 |  | V |
| $\mathrm{~V}_{\text {th(HYS) }}$ | Input Threshold Hysteresis |  | 0.25 | 0.5 |  | V |

Switching Characteristics

| $t_{\text {d(on)EN }}$ | Enable to out turn ON delay time ${ }^{(8)}$ | LLOAD $=1.4 \mathrm{~A}$, Resistive Load | 500 |  | 800 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {(on) }} \mathrm{N}$ | Input to out turn ON delay time | LIOAD $=1.4 \mathrm{~A}$, Resistive Load (dead time included) |  | 1.9 |  | $\mu \mathrm{s}$ |
| trise | Output rise time ${ }^{(8)}$ | LLOAD $=1.4 \mathrm{~A}$, Resistive Load | 40 |  | 250 | ns |
| $t_{D(\text { (ff) })} \mathrm{EN}$ | Enable to out turn OFF delay time ${ }^{(8)}$ | ILOAD $=1.4 \mathrm{~A}$, Resistive Load | 500 | 800 | 1000 | ns |
| $t_{\text {(off) }}$ N | Input to out turn OFF delay time | ILOAD $=1.4 \mathrm{~A}$, Resistive Load | 500 | 800 | 1000 | ns |
| tFALL | Output Fall Time ${ }^{(8)}$ | ILOAD $=1.4 \mathrm{~A}$, Resistive Load | 40 |  | 250 | ns |

ELECTRICAL CHARACTERISTICS (continued)
( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=48 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{dt}}$ | Dead Time Protection |  | 0.5 | 1 |  | $\mu \mathrm{~s}$ |
| $\mathrm{f}_{\mathrm{CP}}$ | Charge pump frequency | $-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}$ |  | 0.6 | 1 | MHz |

Over Current Protection

| ISOVER | Input Supply Overcurrent <br> Protection Threshold | $T_{j}=-25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}^{(7)}$ | 2 | 2.8 | 3.55 | A |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| ROPDR | Open Drain ON Resistance | $\mathrm{I}=4 \mathrm{~mA}$ |  | 40 | 60 | $\Omega$ |
| tOCD(ON) | OCD Turn-on Delay Time (9) | $\mathrm{I}=4 \mathrm{~mA} ; \mathrm{C}_{\text {EN }}<100 \mathrm{pF}$ |  | 200 |  | ns |
| toCD(OFF) | OCD Turn-off Delay Time (9) | $\mathrm{I}=4 \mathrm{~mA} ; \mathrm{C}_{\text {EN }}<100 \mathrm{pF}$ |  | 100 |  | ns |

(7) Tested at $25^{\circ} \mathrm{C}$ in a restricted range and guaranteed by characterization.
(8) See Fig. 1.
(9) See Fig. 2.

Figure 1. Switching Characteristic Definition


Figure 2. Overcurrent Detection Timing Definition


## CIRCUIT DESCRIPTION

## POWER STAGES and CHARGE PUMP

The L6225 integrates two independent Power MOS Full Bridges. Each Power MOS has an Rdson $=0.73 \mathrm{ohm}$ (typical value @ $25^{\circ} \mathrm{C}$ ), with intrinsic fast freewheeling diode. Cross conduction protection is achieved using a dead time ( $\mathrm{td}=1 \mu \mathrm{~s}$ typical) between the switch off and switch on of two Power MOS in one leg of a bridge.
Using N Channel Power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The Bootstrapped (Vboot) supply is obtained through an internal Oscillator and few external components to realize a charge pump circuit as shown in Figure 3. The oscillator output (VCP) is a square wave at 600 kHz (typical) with 10 V amplitude. Recommended values/part numbers for the charge pump circuit are shown in Table1.

Table 1. Charge Pump External Components Values

| $C_{\text {BOOT }}$ | 220 nF |
| :--- | :--- |
| $C_{P}$ | 10 nF |
| $R_{P}$ | $100 \Omega$ |
| D1 | 1 N 4148 |
| D2 | 1 N 4148 |

Figure 3. Charge Pump Circuit


LOGIC INPUTS
Pins $\operatorname{IN} 1_{A}, \operatorname{IN} 2_{A}, \operatorname{IN} 1_{B}$ and $\operatorname{IN} 2_{B}$ are TTL/CMOS and $\mu \mathrm{C}$ compatible logic inputs. The internal structure is shown in Fig. 4. Typical value for turn-on and turn-off thresholds are respectively $V$ thon $=1.8 \mathrm{~V}$ and Vthoff $=1.3 \mathrm{~V}$.
Pins $E N_{A}$ and $E N_{B}$ have identical input structure with the exception that the drains of the Overcurrent and thermal protection MOSFETs (one for the Bridge A and one for the Bridge B) are also connected to these pins. Due to these connections some care needs to be taken in driving these pins. The $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ inputs may be driven in one of two configurations as shown in figures 5 or 6 . If driven by an open drain
(collector) structure, a pull-up resistor $\mathrm{R}_{\mathrm{EN}}$ and a capacitor $\mathrm{C}_{\mathrm{EN}}$ are connected as shown in Fig. 5. If the driver is a standard Push-Pull structure the resistor $R_{E N}$ and the capacitor $C_{E N}$ are connected as shown in Fig. 6. The resistor $R_{E N}$ should be chosen in the range from $2.2 \mathrm{k} \Omega$ to $180 \mathrm{~K} \Omega$. Recommended values for $R_{E N}$ and $C_{E N}$ are respectively $100 \mathrm{~K} \Omega$ and 5.6 nF . More information on selecting the values is found in the Overcurrent Protection section.

Figure 4. Logic Inputs Internal Structure


Figure 5. EN $A$ and EN ${ }_{B}$ Pins Open Collector Driving


Figure 6. $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ Pins Push-Pull Driving


## TRUTH TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| EN | IN1 | IN2 | OUT1 | OUT2 |
| L | X | X | High Z | High Z |
| H | L | L | GND | GND |
| H | H | L | Vs | GND |
| H | L | H | GND | Vs |
| H | H | H | Vs | Vs |
| X Don't care |  |  |  |  |

High Z = High Impedance Output

## NON-DISSIPATIVE OVERCURRENT PROTECTION

The L6225 integrates an Overcurrent Detection Circuit (OCD). This circuit provides protection against a short circuit to ground or between two phases of the bridge. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated. Figure 7 shows a simplified schematic of the overcurrent detection circuit.
To implement the over current detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current $I_{\text {REF }}$. When the output current in one bridge reaches the detection threshold (typically 2.8 A ) the relative OCD comparator signals a fault condition. When a fault condition is detected, the EN pin is pulled below the turn off threshold ( 1.3 V typical) by an internal open drain MOS with a pull down capability of 4 mA . By using an external R-C on the EN pin, the off time before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs.

Figure 7. Overcurrent Protection Simplified Schematic


Figure 8 shows the Overcurrent Detection operation. The Disable Time tdisable before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by $\mathrm{C}_{E N}$ and $\mathrm{R}_{E N}$ values and its magnitude is reported in Figure 9. The Delay Time tDELAY before turning off the bridge when an overcurrent has been detected depends only by $\mathrm{C}_{\mathrm{EN}}$ value. Its magnitude is reported in Figure 10.
$C_{E N}$ is also used for providing immunity to pin EN against fast transient noises. Therefore the value of $\mathrm{C}_{\mathrm{EN}}$ should be chosen as big as possible according to the maximum tolerable Delay Time and the REN value should be chosen according to the desired Disable Time.
The resistor $R_{E N}$ should be chosen in the range from $2.2 \mathrm{~K} \Omega$ to $180 \mathrm{~K} \Omega$. Recommended values for $\mathrm{R}_{\mathrm{EN}}$ and $\mathrm{C}_{\mathrm{EN}}$ are respectively $100 \mathrm{~K} \Omega$ and 5.6 nF that allow obtaining $200 \mu$ s Disable Time.

Figure 8. Overcurrent Protection Waveforms


Figure 9. tdisable versus $\mathrm{C}_{\mathrm{EN}}$ and $\mathrm{R}_{\mathrm{EN}}\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$.


Figure 10. tDELAY versus $\mathrm{C}_{\mathrm{EN}}\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$.


## THERMAL PROTECTION

In addition to the Ovecurrent Protection, the L6225 integrates a Thermal Protection for preventing the device destruction in case of junction over temperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switch-off when the junction temperature reaches $165^{\circ} \mathrm{C}$ (typ. value) with $15^{\circ} \mathrm{C}$ hysteresis (typ. value).

## APPLICATION INFORMATION

A typical application using L6225 is shown in Fig. 11. Typical component values for the application are shown in Table 2. A high quality ceramic capacitor in the range of 100 to 200 nF should be placed between the power pins $\left(\mathrm{VS}_{\mathrm{A}}\right.$ and $\left.\mathrm{VS}_{\mathrm{B}}\right)$ and ground near the L 6225 to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ inputs to ground set the shut down time for the Brgidge $A$ and Bridge $B$ respectively when an over current is detected (see Overcurrent Protection). The two current sources (SENSE $A$ and SENSE $_{B}$ ) should be connected to Power Ground with a trace length as short as possible in the layout. To increase noise immunity, unused logic pins (except $\mathrm{EN}_{\mathrm{A}}$ and $\mathrm{EN}_{\mathrm{B}}$ ) are best connected to 5 V (High Logic Level) or GND (Low Logic Level) (see pin description). It is recommended to keep Power Ground and Signal Ground separated on PCB.

Table 2. Component Values for Typical Application

| $\mathrm{C}_{1}$ | 100 uF |
| :--- | :---: |
| $\mathrm{C}_{2}$ | 100 nF |
| $\mathrm{C}_{\text {BOOT }}$ | 220 nF |
| $\mathrm{C}_{\mathrm{P}}$ | 10 nF |
| $\mathrm{C}_{\text {ENA }}$ | 5.6 nF |
| $\mathrm{C}_{\text {ENB }}$ | 5.6 nF |


| $D_{1}$ | 1 N 4148 |
| :--- | :---: |
| $D_{2}$ | 1 N 4148 |
| $R_{\text {ENA }}$ | $100 \mathrm{~K} \Omega$ |
| $R_{\text {ENB }}$ | $100 \mathrm{~K} \Omega$ |
| $R_{P}$ | $100 \Omega$ |

Figure 11. Typical Application


## PARALLELED OPERATION

The outputs of the L6225 can be paralleled to increase the output current capability or reduce the power dissipation in the device at a given current level. It must be noted, however, that the internal wire bond connections from the die to the power or sense pins of the package must carry current in both of the associated half bridges. When the two halves of one full bridge (for example OUT1 ${ }_{\mathrm{A}}$ and $\mathrm{OUT}^{2}$ a) are connected in parallel, the peak current rating is not increased since the total current must still flow through one bond wire on the power supply or sense pin. In addition, the over current detection senses the sum of the current in the upper devices of each bridge (A or B) so connecting the two halves of one bridge in parallel does not increase the over current detection threshold.
For most applications the recommended configuration is Half Bridge 1 of Bridge A paralleled with the Half Bridge 1 of the Bridge B, and the same for the Half Bridges 2 as shown in Figure 12. The current in the two devices connected in parallel will share very well since the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the devices on the same die is well matched.
In this configuration the resulting Bridge has the following characteristics.

- Equivalent Device: FULL BRIDGE
- $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} 0.37 \Omega$ Typ. Value @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$
- 2.8A max RMS Load Current
- 5.6A OCD Threshold

Figure 12. Parallel connection for higher current


To operate the device in parallel and maintain a lower over current threshold, Half Bridge 1 and the Half Bridge 2 of the Bridge A can be connected in parallel and the same done for the Bridge B as shown in Figure 13. In this configuration, the peak current for each half bridge is still limited by the bond wires for the supply and sense pins so the dissipation in the device will be reduced, but the peak current rating is not increased. This configuration, the resulting bridge has the following characteristics.

[^0]Figure 13. Parallel connection with lower Overcurrent Threshold


It is also possible to parallel the four Half Bridges to obtain a simple Half Bridge as shown in Fig. 14 The resulting half bridge has the following characteristics.

- Equivalent Device: HALF BRIDGE
- $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} 0.18 \Omega$ Typ. Value @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$
- 2.8A max RMS Load Current
- 5.6A OCD Threshold

Figure 14. Paralleling the four Half Bridges


## OUTPUT CURRENT CAPABILITY AND IC POWER DISSIPATION

In Fig. 15 and Fig. 16 are shown the approximate relation between the output current and the IC power dissipation using PWM current control driving two loads, for two different driving types:

- One Full Bridge ON at a time (Fig. 15) in which only one load at a time is energized.
- Two Full Bridges ON at the same time (Fig. 16) in which two loads at the same time are energized.

For a given output current and driving type the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature $\left(125^{\circ} \mathrm{C}\right.$ maximum $)$.

Figure 15. IC Power Dissipation versus Output Current with One Full Bridge ON at a time.


Figure 16. IC Power Dissipation versus Output Current with Two Full Bridges ON at the same time.


## THERMAL MANAGEMENT

In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be deliver by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB , the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. Figures 18, 19 and 20 show the Junction-toAmbient Thermal Resistance values for the PowerSO20, PowerDIP20 and SO20 packages.
For instance, using a PowerSO package with copper slug soldered on a 1.5 mm copper thickness FR4 board with $6 \mathrm{~cm}^{2}$ dissipating footprint (copper thickness of $35 \mu \mathrm{~m}$ ), the $\mathrm{R}_{\text {th }} j$-amb is about $35^{\circ} \mathrm{C} / \mathrm{W}$. Fig. 17 shows mounting methods for this package. Using a multi-layer board with vias to a ground plane, thermal impedance can be reduced down to $15^{\circ} \mathrm{C} / \mathrm{W}$.

Figure 17. Mounting the PowerSO package.


Figure 18. PowerSO20 Junction-Ambient thermal resistance versus on-board copper area.


Figure 19. PowerDIP20 Junction-Ambient thermal resistance versus on-board copper area.


Figure 20. SO20 Junction-Ambient thermal resistance versus on-board copper area.


| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.6 |  |  | 0.142 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 3.3 |  |  | 0.130 |
| a3 | 0 |  | 0.1 | 0.000 |  | 0.004 |
| b | 0.4 |  | 0.53 | 0.016 |  | 0.021 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D (1) | 15.8 |  | 16 | 0.622 |  | 0.630 |
| D1 | 9.4 |  | 9.8 | 0.370 |  | 0.386 |
| E | 13.9 |  | 14.5 | 0.547 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.9 |  | 11.1 | 0.429 |  | 0.437 |
| E2 |  |  | 2.9 |  |  | 0.114 |
| E3 | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| G | 0 |  | 0.1 | 0.000 |  | 0.004 |
| H | 15.5 |  | 15.9 | 0.610 |  | 0.626 |
| h |  |  | 1.1 |  |  | 0.043 |
| L | 0.8 |  | 1.1 | 0.031 |  | 0.043 |
| N | $8^{\circ}$ (typ.) |  |  |  |  |  |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |
| T |  | 10 |  |  | 0.394 |  |

(1) "D and E1" do not include mold flash or protusions.

- Mold flash or protusions shall not exceed 0.15 mm ( 0.006 ") - Critical dimensions: " $E$ ", " $G$ " and "a3".


JEDEC MO-166

PowerSO20


0056635

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 24.80 |  |  | 0.976 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 22.86 |  |  | 0.900 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |

$\square$

| Powerdip 20 |
| :--- | :--- |
| Prandyd |



| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.35 |  | 2.65 | 0.093 |  | 0.104 |
| A1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| B | 0.33 |  | 0.51 | 0.013 |  | 0.020 |
| C | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D | 12.6 |  | 13 | 0.496 |  | 0.512 |
| E | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| e |  | 1.27 |  |  | 0.050 |  |
| H | 10 |  | 10.65 | 0.394 |  | 0.419 |
| h | 0.25 |  | 0.75 | 0.010 |  | 0.030 |
| L | 0.4 |  | 1.27 | 0.016 |  | 0.050 |
| K | $00^{\circ}(m i n.) 8^{\circ}(m a x)$ |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2003 STMicroelectronics - All rights reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com


[^0]:    - Equivalent Device: FULL BRIDGE
    - RDS(ON) $0.37 \Omega$ Typ. Value @ $T_{J}=25^{\circ} \mathrm{C}$
    - 1.4A max RMS Load Current
    - 2.8A OCD Threshold

